A newly developed solid-state repetitive high-voltage (HV) pulse modulator topology created from the mature concept of the d.c. voltage multiplier (VM) is described. The proposed circuit is based in a voltage multiplier type circuit, where a number of d.c. capacitors share a common connection with different voltage rating in each one. Hence, besides the standard VM rectifier and coupling diodes, two solid-state on/off switches are used, in each stage, to switch from the typical charging VM mode to a pulse mode with the d.c. capacitors connected in series with the load. Due to the on/off semiconductor configuration, in half-bridge structures, the maximum voltage blocked by each one is the d.c. capacitor voltage in each stage. A 2 kV prototype is described and the results are compared with PSPICE simulations.
I. INTRODUCTION
High-voltage pulses are being generated, today, from a wide number of techniques, including mature topologies and more recent power electronic concepts, with optimised performance and characteristics, taking the best of solid-state technology, regarding the fact that semiconductors are still, compared with hard-tube switches, relatively low power devices.
This progress was crucial to bring high voltage applications near consumers in new fields, such as, environment, biology, medicine and industry, but imposed, also, the development of new flexible and compact pulsed power topologies with optimised performance, taking the most of semiconductor technology [1, 2] .
Often included in pulsed power systems, voltage multiplier (VM) circuits, a common a.c. to d.c setup-up converter, can be used as a d.c. power supply to transfer energy to the HV energy storage stage. DC cascade voltage multipliers, supported on capacitor diode networks, have been around for decades for HV d.c. generation from relatively low a.c. voltages in wide different applications, existing today many standard cascade circuits. Usually, the VM circuit topology chosen depends on the load requirements and on the VM components characteristics [3, 4] .
Typically, two basic VM topologies are used, where the output voltage comes from a series of capacitors with lower breakdown voltages (e.g. the Cockcroft-Walton circuit), as shown in Fig. 1 , or from a single capacitor with higher voltage rating, as shown in Fig. 2 . The first circuit is recommended when generating high voltages at low currents and the second one is recommended when generating lower voltages at higher currents.
Considering the circuits presented in Fig. 1 and 2 , the odd and even voltage multipliers differ by the location of the ground connection in relation to the a.c. power supply. Also, negative output voltages can be obtained, from circuits in Fig. 1 , if diode polarities are reversed. 
Figure 2.
Basic n odd VM circuit with a single output capacitor, odd multiplication x n.
We will report on a newly developed solid-state repetitive modulator that takes advantage on the VM circuit topology presented in Fig. 2 to generate HV pulses, using a number of d.c. capacitors that share a common connection, and are intrinsic to the VM circuit. In order to accomplish this, two solid-state on/off switches are used, in each stage, to switch from the typical charging VM mode to a pulse mode, connecting these d.c. capacitors in series with the load.
Preliminary experimental high-voltage measurements, taken from an assembled 2 kV prototype will be presented and compared with the results of PSPICE simulations.
II. VOLTAGE MULTIPLIER CIRCUIT
The circuits in Fig. 1 and 2 have been analyzed elsewhere for the typical VM characteristics, such as the output voltage drop, ripple and output resistance [3, 4] . In this paper, one is concern with the properties that enable pulse generation, in particular, if the circuit has d.c. charged capacitors available that are not connected in series, but could be further series connected with the load, given a pulse voltage multiplier factor. This is the case with Fig. 2 type circuit, the one examined in this paper.
In Fig. 2 , when diode D 1 is forward biased, during the positive half cycle of the power supply (PS) voltage v ac , capacitor C 1 is charged to the peak a.c. input voltage, U ac , and will retain that voltage. When diode D 2 becomes forward biased, during the negative half cycle of the power supply voltage, capacitor C 2 is charged to the voltage equivalent to the sum of the a.c. input voltage and the voltage of capacitor C 1 , or twice the peak a.c. input voltage, 2U ac . The same process repeats at successive stages. Fig. 3 (top) and (bottom) show, respectively, the topology of Fig. 2 circuit at the positive and negative peaks of the source voltage. At steady state operation, considering ideal components and negligible load current, the capacitors voltage should be equal to, respectively, twice the peak a.c input voltage, 2U ac , for the top series connect capacitors, and 1, 3, 5, 7 … n times the peak a.c. input voltage, U ac , for the bottom parallel connected capacitors (where n is an odd number). Hence, the bottom capacitors voltage rating increases with the multiplication factor, which is a limitation as compared with the circuit in Fig. 1 , where the capacitors are rated twice the a.c peak voltage, but the first one that is half that value.
As described, the circuit in Fig. 2 has an attractive property, the bottom capacitors (i.e. odd numbers) are not in series, thus one can disconnect each negative terminal and series connect each other with the load, adding the capacitors voltage,
This can be done using semiconductor that switch from a VM mode to charge the capacitors and a pulse mode to apply the series voltage to the load. Fig. 4 shows a simplified schematic of the pulse generation circuit, based on the Fig. 2 VM type circuit, with n=5 for simplicity, proposed to deliver repetitive positive HV rectangular pulses to resistive/capacitive type of loads. The Fig. 4 pulse generator comprises two interconnected circuits, the charging one, with diodes D 1 through D 5 and coupling capacitors C 2 and C 4 , and the pulse one, with energy storing capacitor C i , where i∈{1, 3, 5}, and IGBTs with anti-parallel diodes (T ci and T pi ).
III. PULSED VOLTAGE MULTIPLIER CIRCUIT
In order to increase the circuit efficiency, the a.c. input voltage can have a rectangular shape, as shown in Fig. 7  (a) . Additionally, to achieve the full charge of the capacitors between pulses, the pulse output signal has a low duty-cycle, achieved with the transistors T ci and T pi signals, shown in Fig. 7 (b) and (c) .
The operation of Fig. 4 circuit can be understood considering two different operating modes, the charging VM mode and the pulse mode. Considering the charging mode, shown in Fig. 5 , switches T ci and T pi are, respectively, trigger on and off. However, there is a difference between the positive and negative half cycle of the power supply voltage, v ac . During the positive a.c. voltage, Fig. 5 (top) , semiconductors T ci are on and the bottom capacitors are charged, then during the a.c. negative voltage, Fig. 5 (bottom) , the T ci anti-parallel diodes are on (i.e. short-circuiting the transistors) and the top capacitors are charged. After several VM cycles the capacitors are charged, t c , as shown in Fig. 7 (d 
. During this mode, T ci on guarantee that the voltage applied to the load is roughly zero. Also, T pi off blocks any self discharge path from C 5 with the load during the charging period, as happens in Fig. 3 . Considering the pulse mode, shown in Fig. 6 , switches T ci and T pi , are, respectively, trigger off and on. Also, in this situation, the circuit behaves differently, depending if the pulse is generated during the positive or negative half cycle of the power supply voltage, v ac .
If the pulse is generated during the positive a.c. voltage, Fig. 6 (top) , capacitors C i are connected in series and the voltage applied to the load, v 0 , is, approximately, equal to, as shown in Fig. 7 (e) , t p ,
However, if the pulse is generated during the a.c. negative voltage, Fig. 6 (bottom) , the T c1 and T c3 antiparallel diodes can charge the top capacitors, C 2 and C 4 . This process competes with series connected C i capacitors with the load. Hence, the voltage applied to the load might be different from Eq. (3), due to different charged voltage at C i capacitors.
For a capacitive load, after the HV pulse the load will stay charged with a positive voltage until the charging mode of the energy storing capacitors. During the charging mode the load is shorted by T ci and its anti parallel diodes.
For triggering the transistors T pi and T ci , there are two drive signals, respectively, v gs(Tpi) and v gs(Tci) , which must operate synchronously, as shown in Fig. 7 (b) and (c) . Since all the semiconductor switches are at different highvoltage potentials, gate drive circuits with galvanic isolation are required (the use of optic fibres is mandatory to transmit the gate signals and to reduce stray capacitances to ground and spacing), together with isolated power supplies to further process the transmitted gate signal and supply power to the gate drivers.
IV. RESULTS AND DISCUSSION
In order to test the concept presented previously, a prototype for the circuit in Fig. 4 was assembled. The circuit was implemented with 1µF/1200V capacitors and 1200V semiconductors. The IGBTs were SKW15N120 from Infineon (Fast IGBT in NPT-technology with soft, fast recovery anti-parallel EmCon diode), with V CE =1200 V, I C =15 A, V CE(sat) =3,1 V and diode reverse recovery time t rr =65 ns. The diodes used were D09E120 from Infineon (Fast Switching EmCon Diode), with V RRM =1200 V, I F =9 A, V F =1.65 V and t rr =140 ns.
In each stage, the IGBTs were triggered by the halfbridge drive high-voltage circuit IR2213 (High and Low side Driver) from International Rectifier, where the isolated output channel, T pi , is supplied via bootstrap diodes. The driver input channels are fed directly from optic-fibre receiver circuits that collect, respectively, the charging and pulse trigger signals from the main drive circuit generation board at ground potential. Optic-fibres devices HFBR 2521 and HFBR 1521 were used to transmit the IGBTs drive signals, generated by microcontroller, to each stage. In addition, a diode string was used to charge each trigger stage as in [5] .
The circuit was tested with a resistive load of 10 kΩ; the input a.c. voltage was fed from an H-bridge inverter operated with ~225 V amplitude and about 25 kHz. The pulsed VM was operated with about 5 kHz, 10 µs pulse width. The pulses were synchronously generated during the positive half cycle of the inverter voltage, v ac .
For the assembled prototype of Fig. 4 circuit, Fig. 8 and  9 shows, respectively, the experimental measured values for the input inverted voltage, ∼225 V a.c., and the output load voltage, approximately, 2000 V, roughly 9 times the input amplitude as described in Eq. (3) .
This means that in the last capacitor, C 5 , the d.c. voltage is about 1100 V, which is the voltage sustained by semiconductors T c5 and T p5 . Fig. 10 and 11 show, respectively, the implemented simulation circuit at PSPICE, for the An experimental run was also performed with the pulses synchronously generated during the negative half cycle of the inverter voltage, v ac . In this situation, as predicted in Fig. 6 (bottom) , the capacitors C 4 and C 5 were charged with a higher voltage, which is to be avoided. However, in relation to the Marx generator, in Fig. 4 circuit, the capacitors have growing d.c. voltage ratings, which allows for reaching higher voltages with less stages (i.e. the multiplication factor is greater, depending on the topology chosen), but increases the semiconductor blocking voltages. However, due to the switches halfbridge configuration, the maximum voltage blocked by each semiconductor is limited to the d.c. capacitor voltage in each stage.
Given that the circuit is based on a VM topology, there is no need for an external HV power supply as a primary energy source to feed the energy storing capacitors. Instead, these capacitors are charged by the VM circuit itself.
Finally, the circuit in Fig. 4 can be modified for producing negative HV pulses at the load, inverting the polarities of all the semiconductors, transistors and diodes.
V. SUMMARY
A new solid-state repetitive high-voltage (HV) pulse modulator topology based on a d.c. voltage multiplier (VM) was described. The proposed circuit uses two IGBTs to switch from the typical charging VM mode to a pulse mode with the d.c. capacitors in series with the load.
A prototype was assembled using 1200 V capacitors and semiconductors. Considering a 225 V a.c. input, rectangular voltage from an H-bridge inverter, the circuit multiplies the input voltage amplitude by nine and delivers 2000 V, 10 µs pulses, to a 10 kΩ resistive load.
The maximum voltage block was about 1100 V, five times the input voltage amplitude.
Simulation results from PSCICE matched closely the experimental results and the proposed theory.
VI. AKNOWLEGMENTS
The author thanks Hiren Canacsinh and Pedro Tavares for their effort on helping putting this modulator prototype running in such a short time.
